Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the mealy and moore machine's state diagram that can
detect 3 consecutive heads of 3 coins ?

Answer Posted / gunanand nautiyal

in mealy machine output depends upon both on present stste
as well as input
whereas in moore's machine output and next state depends
only on present state

Is This Answer Correct ?    11 Yes 7 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3822


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2352


what is a sequential circuit?

1092


what is the difference between the TTL chips and CMOS chips?

1066


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1227


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3210


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1152


What are the steps required to solve setup and hold violations in vlsi?

1033


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2943


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1246


What are the different design constraints occur in the synthesis phase?

1065


Explain the Various steps in Synthesis?

3226


What types of CMOS memories have you designed? What were their size? Speed?

3091


Explain depletion region.

978


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1142