Write a pseudo code for sorting the numbers in an array?
Answer Posted / vicneswary
5 1 3 2 4
1 3 5 2 4
1 2 3 5 4
1 2 3 4 5
| Is This Answer Correct ? | 3 Yes | 8 No |
Post New Answer View All Answers
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
How logical gates are controlled by boolean logic?
Explain about 6-T XOR gate?
What is the critical path in a SRAM?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Draw the SRAM Write Circuitry
Cross section of a PMOS transistor?
what is Slack?
Mention what are the different gates where Boolean logic are applicable?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the steps required to solve setup and hold violations in vlsi?
What types of high speed CMOS circuits have you designed?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.