Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Write a pseudo code for sorting the numbers in an array?

Answer Posted / vicneswary

5 1 3 2 4
1 3 5 2 4
1 2 3 5 4
1 2 3 4 5

Is This Answer Correct ?    3 Yes 8 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1278


How logical gates are controlled by boolean logic?

1082


Explain about 6-T XOR gate?

1294


What is the critical path in a SRAM?

3202


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135


Draw the SRAM Write Circuitry

1203


Cross section of a PMOS transistor?

4775


what is Slack?

1197


Mention what are the different gates where Boolean logic are applicable?

1135


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3803


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1348


What are the steps required to solve setup and hold violations in vlsi?

1092


What types of high speed CMOS circuits have you designed?

2577


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3380


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3871