Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37024 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / naqash
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR and it has high driving capacity thats why it is preffered.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What is the difference between synchronous and asynchronous reset?
What types of high speed CMOS circuits have you designed?
What types of CMOS memories have you designed? What were their size? Speed?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain what is the use of defpararm?
What are the Factors affecting Power Consumption on a chip?
Basic Stuff related to Perl?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What happens if we delay the enabling of Clock signal?
Design an 8 is to 3 encoder using 4 is to encoder?
What are the different design techniques required to create a layout for digital circuits?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Describe the various effects of scaling?
