Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
Answer Posted / naqash
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR and it has high driving capacity thats why it is preffered.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
what is SCR (Silicon Controlled Rectifier)?
What transistor level design tools are you proficient with? What types of designs were they used on?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain how MOSFET works?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What happens if we delay the enabling of Clock signal?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is the difference between the TTL chips and CMOS chips?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Why does the present vlsi circuits use mosfets instead of bjts?
Explain what is the depletion region?
Mention what are three regions of operation of mosfet and how are they used?