Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37484 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / naqash
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR and it has high driving capacity thats why it is preffered.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What is the purpose of having depletion mode device?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain the Various steps in Synthesis?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Draw the Layout of an Inverter?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What's the price in 1K quantity?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What is the difference between cmos and bipolar technologies?
What is the difference between nmos and pmos technologies?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
why is the number of gate inputs to CMOS gates usually limited to four?
