Answer Posted / guest
yes
data bus& address bus
| Is This Answer Correct ? | 2 Yes | 1 No |
Post New Answer View All Answers
Design an 8 is to 3 encoder using 4 is to encoder?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What are the different ways in which antenna violation can be prevented?
What are the Advantages and disadvantages of Mealy and Moore?
Working of a 2-stage OPAMP?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What are the different design constraints occur in the synthesis phase?
Explain the working of Insights of an inverter ?
What is look up table in vlsi?
What transistor level design tools are you proficient with? What types of designs were they used on?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Insights of a 4bit adder/Sub Circuit?
What was your role in the silicon evaluation/product ramp? What tools did you use?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
