Interested to Buy Any Domain ? << Click Here >> for more details...
What happens if we increase the number of contacts or via
from one metal layer to the next?
- 1 Answers
- 7455 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / kaustubh
more parallel paths due to more vias, hence lesser resistance
| Is This Answer Correct ? | 9 Yes | 0 No |
Post New Answer View All Answers
Cross section of a PMOS transistor?
How does Vbe and Ic change with temperature?
How about voltage source?
What is the difference between cmos and bipolar technologies?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Describe the various effects of scaling?
Explain what is the depletion region?
Draw the stick diagram of a NOR gate. Optimize it
For CMOS logic, give the various techniques you know to minimize power consumption
Explain the operation considering a two processor computer system with a cache for each processor.
What's the price in 1K quantity?
If not into production, how far did you follow the design and why did not you see it into production?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What types of CMOS memories have you designed? What were their size? Speed?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
