Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Different ways of implementing a comparator?

Answer Posted / rohit jain

If we are talking about the Digital Comparator which
compares two binary digits (1 & 0) than we can implement
using a multiplexer.

Here A and B are the select lines of mux.
suppose A>B--------o/p=a1 (A,B)=(1,0)
A<B--------o/p=a2 (A,B)=(0,1)
A=B--------o/p=a3 (A,B)=(1,1) (0,0)

Is This Answer Correct ?    6 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3925


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1158


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1502


Draw the SRAM Write Circuitry

1248


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1201


Explain the operation considering a two processor computer system with a cache for each processor.

2890


What happens if we use an Inverter instead of the Differential Sense Amplifier?

3352


6-T XOR gate?

4293


Describe the various effects of scaling?

4835


Explain the three regions of operation of a mosfet.

1141


What happens if we delay the enabling of Clock signal?

2428


Why does the present vlsi circuits use mosfets instead of bjts?

1369


What are the different design constraints occur in the synthesis phase?

1164


How does Vbe and Ic change with temperature?

3568


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1252