Differences between DRAM and SRAM?
Answer Posted / syed murtaza
DRAM stands for dynamic Random Access Memory. In DRAM, individual cells are made by using capacitors. This type of memory is used in most of the computers. In order to maintain data in DRAM chip, it must be refreshed with electric charge frequently (or periodically). Otherwise data stored in DRAM my be lost. During refreshing process, CPU has to wait for writing and reading data to and from the DRAM. Therefor it is slow memory.
SRAM.
SRAM stants for Static Random Access memory. In SRAM, indidual cells are made by using digital gates. Each cell can hold its value without any need to refresh it frequently. It is faster than DRAM; because it does not have to be refreshed with electric charge frequently. CPU does not have to wit to access data from SRAM. The SRAM chips utilize less power. The SRAM chip is more expensive than the DRAM chip.
In most modern computer SRAM technology is used to build very fast memory. This memory is known as the cache memory.
| Is This Answer Correct ? | 7 Yes | 2 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the Factors affecting Power Consumption on a chip?
Explain about 6-T XOR gate?
How logical gates are controlled by boolean logic?
What are the different classification of the timing control?
Explain the working of Insights of an inverter ?
what is the difference between the TTL chips and CMOS chips?
What transistor level design tools are you proficient with? What types of designs were they used on?
Mention what are three regions of operation of mosfet and how are they used?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is the function of tie-high and tie-low cells?