Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between DRAM and SRAM?
- 14 Answers
- 72813 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / syed murtaza
DRAM stands for dynamic Random Access Memory. In DRAM, individual cells are made by using capacitors. This type of memory is used in most of the computers. In order to maintain data in DRAM chip, it must be refreshed with electric charge frequently (or periodically). Otherwise data stored in DRAM my be lost. During refreshing process, CPU has to wait for writing and reading data to and from the DRAM. Therefor it is slow memory.
SRAM.
SRAM stants for Static Random Access memory. In SRAM, indidual cells are made by using digital gates. Each cell can hold its value without any need to refresh it frequently. It is faster than DRAM; because it does not have to be refreshed with electric charge frequently. CPU does not have to wit to access data from SRAM. The SRAM chips utilize less power. The SRAM chip is more expensive than the DRAM chip.
In most modern computer SRAM technology is used to build very fast memory. This memory is known as the cache memory.
| Is This Answer Correct ? | 7 Yes | 2 No |
Post New Answer View All Answers
Explain what is Verilog?
If not into production, how far did you follow the design and why did not you see it into production?
Need to convert this VHDL code into VLSI verilog code? LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ----using all functions of specific package--- ENTITY tollbooth2 IS PORT (Clock,car_s,RE : IN STD_LOGIC; coin_s : IN STD_LOGIC_VECTOR(1 DOWNTO 0); r_light,g_light,alarm : OUT STD_LOGIC); END tollbooth2; ARCHITECTURE Behav OF tollbooth2 IS TYPE state_type IS (NO_CAR,GOTZERO,GOTFIV,GOTTEN,GOTFIF,GOTTWEN,CAR_PAID,CHEATE D); ------GOTZERO = PAID $0.00--------- ------GOTFIV = PAID $0.05---------- ------GOTTEN = PAID $0.10---------- ------GOTFIF = PAID $0.15---------- ------GOTTWEN = PAID $0.20--------- SIGNAL present_state,next_state : state_type; BEGIN -----Next state is identified using present state,car & coin sensors------ PROCESS(present_state,car_s,coin_s) BEGIN CASE present_state IS WHEN NO_CAR => IF (car_s = '1') THEN next_state <= GOTZERO; ELSE next_state <= NO_CAR; END IF; WHEN GOTZERO => IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s = "00") THEN next_state <= GOTZERO; ELSIF (coin_s = "01") THEN next_state <= GOTFIV; ELSIF (coin_s ="10") THEN next_state <= GOTTEN; END IF; WHEN GOTFIV=> IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s = "00") THEN next_state <= GOTFIV; ELSIF (coin_s = "01") THEN next_state <= GOTTEN; ELSIF (coin_s <= "10") THEN next_state <= GOTFIV; END IF; WHEN GOTTEN => IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s ="00") THEN next_state <= GOTTEN; ELSIF (coin_s="01") THEN next_state <= GOTFIV; ELSIF (coin_s="10") THEN next_state <= GOTTWEN; END IF; WHEN GOTFIF => IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s = "00") THEN next_state <= GOTFIF; ELSIF (coin_s ="01") THEN next_state <= GOTTWEN; ELSIF (coin_s = "10") THEN next_state <= GOTTWEN; END IF; WHEN GOTTWEN => next_state <= CAR_PAID; WHEN CAR_PAID => IF (car_s = '0') THEN next_state <= NO_CAR; ELSE next_state<= CAR_PAID; END IF; WHEN CHEATED => IF (car_s = '1') THEN next_state <= GOTZERO; ELSE next_state <= CHEATED; END IF; END CASE; END PROCESS;-----End of Process 1 -------PROCESS 2 for STATE REGISTER CLOCKING-------- PROCESS(Clock,RE) BEGIN IF RE = '1' THEN present_state <= GOTZERO; ----When the clock changes from low to high,the state of the system ----stored in next_state becomes the present state----- ELSIF Clock'EVENT AND Clock ='1' THEN present_state <= next_state; END IF; END PROCESS;-----End of Process 2------- --------------------------------------------------------- -----Conditional signal assignment statements---------- r_light <= '0' WHEN present_state = CAR_PAID ELSE '1'; g_light <= '1' WHEN present_state = CAR_PAID ELSE '0'; alarm <= '1' WHEN present_state = CHEATED ELSE '0'; END Behav;
What types of high speed CMOS circuits have you designed?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What are the different ways in which antenna violation can be prevented?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Working of a 2-stage OPAMP?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the difference between nmos and pmos technologies?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Cross section of a PMOS transistor?
Implement a 2 I/P and gate using Tran gates?
Explain the Working of a 2-stage OPAMP?
