Differences between DRAM and SRAM?
- 14 Answers
- 68199 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / syed murtaza
DRAM stands for dynamic Random Access Memory. In DRAM, individual cells are made by using capacitors. This type of memory is used in most of the computers. In order to maintain data in DRAM chip, it must be refreshed with electric charge frequently (or periodically). Otherwise data stored in DRAM my be lost. During refreshing process, CPU has to wait for writing and reading data to and from the DRAM. Therefor it is slow memory.
SRAM.
SRAM stants for Static Random Access memory. In SRAM, indidual cells are made by using digital gates. Each cell can hold its value without any need to refresh it frequently. It is faster than DRAM; because it does not have to be refreshed with electric charge frequently. CPU does not have to wit to access data from SRAM. The SRAM chips utilize less power. The SRAM chip is more expensive than the DRAM chip.
In most modern computer SRAM technology is used to build very fast memory. This memory is known as the cache memory.
| Is This Answer Correct ? | 7 Yes | 2 No |
Post New Answer View All Answers
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Give the cross-sectional diagram of the cmos.
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Working of a 2-stage OPAMP?
Explain about 6-T XOR gate?
Explain the Various steps in Synthesis?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the ideal input and output resistance of a current source?
What are the various regions of operation of mosfet? How are those regions used?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Differences between IRSIM and SPICE?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw a CMOS Inverter. Explain its transfer characteristics
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain the Charge Sharing problem while sampling data from a Bus?
