Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17572 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / srujana
Power consumption on a chip can be classified majorly in
to 2 types:
1. Static Power consumption
2. Dynamic Power consumption
Static Power consumption: Leakage power is the major
contributor in static power consumption. The subthreshold
leakage power due to reduced threshold value due to
reduced supply voltages as technology is shrinking is the
major contributor of leakage power.
Dynamic Power consumption:
1.This is due to the increase in frequency of the chip,
which results in high switching rates of the clock
2. Due to increase in the complexity of the chip and the
increase in the instance count of the chip.
| Is This Answer Correct ? | 16 Yes | 0 No |
Post New Answer View All Answers
For CMOS logic, give the various techniques you know to minimize power consumption
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain what is slack?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain what is the depletion region?
Draw the SRAM Write Circuitry
What are the steps involved in designing an optimal pad ring?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the difference between nmos and pmos technologies?
How can you construct both PMOS and NMOS on a single substrate?
what is a sequential circuit?
