Factors affecting Power Consumption on a chip?
Answer Posted / srujana
Power consumption on a chip can be classified majorly in
to 2 types:
1. Static Power consumption
2. Dynamic Power consumption
Static Power consumption: Leakage power is the major
contributor in static power consumption. The subthreshold
leakage power due to reduced threshold value due to
reduced supply voltages as technology is shrinking is the
major contributor of leakage power.
Dynamic Power consumption:
1.This is due to the increase in frequency of the chip,
which results in high switching rates of the clock
2. Due to increase in the complexity of the chip and the
increase in the instance count of the chip.
| Is This Answer Correct ? | 16 Yes | 0 No |
Post New Answer View All Answers
What types of CMOS memories have you designed? What were their size? Speed?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Cross section of a PMOS transistor?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Write a VLSI program that implements a toll booth controller?
How can you construct both PMOS and NMOS on a single substrate?
what is multiplexer?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
why is the number of gate inputs to CMOS gates usually limited to four?
Give the cross-sectional diagram of the cmos.
What was your role in the silicon evaluation/product ramp? What tools did you use?
Design an 8 is to 3 encoder using 4 is to encoder?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?