Interested to Buy Any Domain ? << Click Here >> for more details...
what is mean by tan-delta tap in the potential transformer??
- 2 Answers
- 6447 Views
- I also Faced
- E-Mail Answers
Answer Posted / k.prakashchandra
Near the HT bushing on the top cover you can find it which
is covered by a plate.This is used for measuring Tan-delta
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
sir please send me iocl written test paper in my e-mail account. i'll be obliged to you........ thank u roshan
what questions are asked in the interview for the post of an electrical maintenance engineer in FMCG companies?
how to calculate the settings for shaft ct protn in hydro generators
As i want some model question paper in basic computer science and history please send me immediately sir
CAN U PLEASE TELL ME SOME G.D TOPICS FOR APGENCO INTERVIEW&G.D
What is the maximum breakdown voltage of 11KVA and 66 KVA power line and how it is calculated?
plz explain the auot-reclosing circuit in electrical engineeing
How do we arrive at selecting reactive capacitance value as 30% of h.p rating of motor?
I have 2 KW electric water heater.I am gonna use it in controlling water temp.so I needed to increase or decrease the heating capacity.is there any electrical-electronic circuit for varying the resistance & so current?
1)how to reduce the value of tan delta of trasformer and CB,bushing,CT&PT,CVT ? 2)how to reduce the resistance of CB contact and its operating time? 3)plz.....send me the project report on conditioning and monitoring of substation equipment on my email id (gusaiyogendra03@gmail.com)
What will happend if given Vfd out put to step up transformer
How to calculate of maximum demand if given 628kw, 785kva, 0.8 p.f.
I am interested to know what does 15 KVA DG set actually means? If I dont know the DG rating, is it possible to identify KW by simply knowing the diesel consumption?
How can eliminate noise problem inside temperature controller temp. variation due to contactor chattering problem.
What is the basic rule for block diagram reduction technique?
