Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37180 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
What are the different ways in which antenna violation can be prevented?
Working of a 2-stage OPAMP?
Explain various adders and difference between them?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain why is the number of gate inputs to cmos gates usually limited to four?
What are the different classification of the timing control?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Describe the various effects of scaling?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Draw a CMOS Inverter. Explain its transfer characteristics
What are the different gates where boolean logic are applicable?
