How do you size NMOS and PMOS transistors to increase the
threshold voltage?
- 4 Answers
- 28192 Views
- I also Faced
- E-Mail Answers
Answer Posted / abhishek
@ snethil... Vt of the PMOS and NMOSs change in short
channel devices with length... and what is Vt of inverter ?
| Is This Answer Correct ? | 4 Yes | 4 No |
Post New Answer View All Answers
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is Body Effect?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain what is multiplexer?
Mention what are three regions of operation of mosfet and how are they used?
For CMOS logic, give the various techniques you know to minimize power consumption
What are the Advantages and disadvantages of Mealy and Moore?
what is the use of defpararm?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain what is the depletion region?
What are the different design techniques required to create a layout for digital circuits?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
