Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the most complicated/valuable program you written in
C/C++?

Answer Posted / muthu

hello world program

Is This Answer Correct ?    59 Yes 63 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

How can you model a SRAM at RTL Level?

5782


What is the ideal input and output resistance of a current source?

3062


Explain Cross section of an NMOS transistor?

1073


What was your role in the silicon evaluation or product ramp? What tools did you use?

2382


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1517


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2721


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1244


What happens if we delay the enabling of Clock signal?

2430


What are the steps required to solve setup and hold violations in vlsi?

1138


What are the main issues associated with multiprocessor caches and how might you solve them?

2295


Basic Stuff related to Perl?

2868


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1621


Explain about 6-T XOR gate?

1365


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3180


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2492