Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37845 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / t.murugan
NAND gate is normally prefered because the mobility of
holes in NAND gate is three times greater than mobility of
electron.
| Is This Answer Correct ? | 19 Yes | 59 No |
Post New Answer View All Answers
Write a VLSI program that implements a toll booth controller?
Explain the working of Insights of an inverter ?
Explain how Verilog is different to normal programming language?
Explain Cross section of a PMOS transistor?
How can you model a SRAM at RTL Level?
Write a program to explain the comparator?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What happens if we delay the enabling of Clock signal?
What are the different design techniques required to create a layout for digital circuits?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Implement a 2 I/P and gate using Tran gates?
what is verilog?
Explain what is the use of defpararm?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
