Interested to Buy Any Domain ? << Click Here >> for more details...
What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?
- 4 Answers
- 8839 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / maroof husain
When divice length scaled down, we acheive high spped
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the steps involved in designing an optimal pad ring?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain what is scr (silicon controlled rectifier)?
Are you familiar with the term snooping?
Explain the operation of a 6T-SRAM cell?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Insights of a 4bit adder/Sub Circuit?
What is the main function of metastability in vsdl?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Describe the various effects of scaling?
Give the cross-sectional diagram of the cmos.
If not into production, how far did you follow the design and why did not you see it into production?
How to improve these parameters? (Cascode topology, use long channel transistors)
Write a VLSI program that implements a toll booth controller?
