Interested to Buy Any Domain ? << Click Here >> for more details...
What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?
- 4 Answers
- 8678 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / maroof husain
When divice length scaled down, we acheive high spped
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
What are the different design constraints occur in the synthesis phase?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Working of a 2-stage OPAMP?
What types of CMOS memories have you designed? What were their size? Speed?
What transistor level design tools are you proficient with? What types of designs were they used on?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
For CMOS logic, give the various techniques you know to minimize power consumption
what are three regions of operation of MOSFET and how are they used?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain what is slack?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is the function of chain reordering?
