Interested to Buy Any Domain ? << Click Here >> for more details...
What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?
- 4 Answers
- 8451 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / manju
capacitance is also a major concern in sub micron level.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
For CMOS logic, give the various techniques you know to minimize power consumption
Explain Cross section of an NMOS transistor?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Insights of a 4bit adder/Sub Circuit?
What are the different ways in which antenna violation can be prevented?
6-T XOR gate?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Give the cross-sectional diagram of the cmos.
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain the Various steps in Synthesis?
Explain the Working of a 2-stage OPAMP?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the different measures that are required to achieve the design for better yield?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
