Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37008 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / khush
NAND is better than NOR, because in a NOR gate we have PMOS
transistors in series and when we enlarge transistor widths
gate capacitance and diffusion capacitance go up and
partially negate the benefits of widening the transistors so
very wide PMOS transistors are super capacitive. Hence we
prefer NANDs.
| Is This Answer Correct ? | 7 Yes | 4 No |
Post New Answer View All Answers
What are the changes that are provided to meet design power targets?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the critical path in a SRAM?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Draw the SRAM Write Circuitry
What are the ways to Optimize the Performance of a Difference Amplifier?
What is the difference between synchronous and asynchronous reset?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What types of CMOS memories have you designed? What were their size? Speed?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain what is slack?
Why does the present vlsi circuits use mosfets instead of bjts?
Give various factors on which threshold voltage depends.
