Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37466 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sg
nand for its faster response and better accuracy
| Is This Answer Correct ? | 6 Yes | 5 No |
Post New Answer View All Answers
Explain depletion region.
How binary number can give a signal or convert into a digital signal?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What is the ideal input and output resistance of a current source?
What is the purpose of having depletion mode device?
Explain what is scr (silicon controlled rectifier)?
Explain sizing of the inverter?
Explain what is the use of defpararm?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is Body Effect?
What is the difference between cmos and bipolar technologies?
What's the price in 1K quantity?
What is the difference between nmos and pmos technologies?
