Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain the various MOSFET Capacitances & their significance ?

Answer Posted / adarsh

mosfet capacitance are parasitic capacitance and interconnect capacitance
parasitic capacitance is divided into 2, they are :oxide related and junction capacitance

Is This Answer Correct ?    7 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What does the above code synthesize to?

2613


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1222


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1211


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3380


Give various factors on which threshold voltage depends.

1308


Explain how Verilog is different to normal programming language?

1285


Write a program to explain the comparator?

1160


why is the number of gate inputs to CMOS gates usually limited to four?

1348


How logical gates are controlled by boolean logic?

1079


Explain the working of 4-bit Up/down Counter?

4439


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1211


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1127


Write a VLSI program that implements a toll booth controller?

3992


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1664


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1301