Explain the various MOSFET Capacitances & their
significance?
Answer Posted / arpit raj
There are different MOSFET capacitance they are as follows:
1) Cgs : it is the capacitance due to the overlap of the
source and the channel regions by the polsilicon gate and is
independent of applied voltage.
2) Cgd : it consists of 2 parts, first is the capacitance
associated with the overlap of the polysilicon gate and the
silicon below. second is the capacitance associated with the
depletion region immediately under the gate. Cgd is
nonlinear function of voltage.
3) Cds : it is the capacitance associated with the
body-drift diode. it varies inversely with the square root
of drain-source bias.
Significance:
input capacitance : Ciss = Cgs + Cgd, Cds shorted
output capacitance : Coss = Cgd
reverse transfer capacitance : Crss = Cds + Cgd
Cgd provides feedback loop between the output and the input
of the circuit, also called Miller capacitance.
other capacitance are responsible for charging and
discharging , or for switcing purposes
| Is This Answer Correct ? | 37 Yes | 15 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain the Charge Sharing problem while sampling data from a Bus?
What is the difference between nmos and pmos technologies?
What are the different design techniques required to create a layout for digital circuits?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Draw a CMOS Inverter. Explain its transfer characteristics
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the working of Insights of an inverter ?
What is Body Effect?
How logical gates are controlled by boolean logic?
What is look up table in vlsi?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Design an 8 is to 3 encoder using 4 is to encoder?
What are the changes that are provided to meet design power targets?