Interested to Buy Any Domain ? << Click Here >> for more details...
Explain the various MOSFET Capacitances & their
significance?
- 1 Answers
- 23452 Views
- I also Faced
- E-Mail Answers
Answer Posted / arpit raj
There are different MOSFET capacitance they are as follows:
1) Cgs : it is the capacitance due to the overlap of the
source and the channel regions by the polsilicon gate and is
independent of applied voltage.
2) Cgd : it consists of 2 parts, first is the capacitance
associated with the overlap of the polysilicon gate and the
silicon below. second is the capacitance associated with the
depletion region immediately under the gate. Cgd is
nonlinear function of voltage.
3) Cds : it is the capacitance associated with the
body-drift diode. it varies inversely with the square root
of drain-source bias.
Significance:
input capacitance : Ciss = Cgs + Cgd, Cds shorted
output capacitance : Coss = Cgd
reverse transfer capacitance : Crss = Cds + Cgd
Cgd provides feedback loop between the output and the input
of the circuit, also called Miller capacitance.
other capacitance are responsible for charging and
discharging , or for switcing purposes
| Is This Answer Correct ? | 37 Yes | 15 No |
Post New Answer View All Answers
What are the steps involved in designing an optimal pad ring?
What is the difference between the mealy and moore state machine?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What are the different measures that are required to achieve the design for better yield?
What happens if we delay the enabling of Clock signal?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what are three regions of operation of MOSFET and how are they used?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What are the different classification of the timing control?
What are the different design constraints occur in the synthesis phase?
Draw a 6-T SRAM Cell and explain the Read and Write operations
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Differences between Array and Booth Multipliers?
What types of CMOS memories have you designed? What were their size? Speed?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
