Answer Posted / arpit raj
Buses are divided into three subassemblies:
The address bus transports memory addresses which the
processor wants to access in order to read or write data. It
is a unidirectional bus.
The data bus transfers instructions coming from or going to
the processor. It is a bidirectional bus.
The control bus transports orders and synchonisation signals
coming from the control unit and travelling to all other
hardware components. It is a bidirectional bus, as it also
transmits response signals from the hardware.
There are primary buses which are of two types:
There are generally two buses within a computer:
the internal bus (front-side bus, or FSB for short). The
internal bus allows the processor to communicate with the
system's central memory (the RAM).
the expansion bus (input/output bus) allows various
motherboard components (USB, serial, and parallel ports,
cards inserted in PCI connectors, hard drives, CD-ROM and
CD-RW drives, etc.) to communicate with one another.
However, it is mainly used to add new devices using what are
called expansion slots connected to the input/outpur bus.
Is This Answer Correct ? | 20 Yes | 0 No |
Post New Answer View All Answers
What is the function of tie-high and tie-low cells?
Insights of a 4bit adder/Sub Circuit?
What is the function of chain reordering?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the three regions of operation of a mosfet.
Implement F= not (AB+CD) using CMOS gates?
Basic Stuff related to Perl?
What are the various regions of operation of mosfet? How are those regions used?
What is the difference between synchronous and asynchronous reset?
Explain how MOSFET works?
What is the difference between cmos and bipolar technologies?
what are three regions of operation of MOSFET and how are they used?
what is multiplexer?
What are the different classification of the timing control?
Explain about 6-T XOR gate?