Answer Posted / arpit raj
Buses are divided into three subassemblies:
The address bus transports memory addresses which the
processor wants to access in order to read or write data. It
is a unidirectional bus.
The data bus transfers instructions coming from or going to
the processor. It is a bidirectional bus.
The control bus transports orders and synchonisation signals
coming from the control unit and travelling to all other
hardware components. It is a bidirectional bus, as it also
transmits response signals from the hardware.
There are primary buses which are of two types:
There are generally two buses within a computer:
the internal bus (front-side bus, or FSB for short). The
internal bus allows the processor to communicate with the
system's central memory (the RAM).
the expansion bus (input/output bus) allows various
motherboard components (USB, serial, and parallel ports,
cards inserted in PCI connectors, hard drives, CD-ROM and
CD-RW drives, etc.) to communicate with one another.
However, it is mainly used to add new devices using what are
called expansion slots connected to the input/outpur bus.
| Is This Answer Correct ? | 20 Yes | 0 No |
Post New Answer View All Answers
Explain the operation of a 6T-SRAM cell?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Draw a CMOS Inverter. Explain its transfer characteristics
What's the price in 1K quantity?
Explain what is slack?
What is the difference between the mealy and moore state machine?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are the different ways in which antenna violation can be prevented?
Explain sizing of the inverter?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is the depletion region?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
