Factors affecting Power Consumption on a chip?
Answer Posted / subu
1) Number of state Transition.
2) Ideal clock input (instead we can give clock gating)
| Is This Answer Correct ? | 5 Yes | 2 No |
Post New Answer View All Answers
Mention what are the different gates where Boolean logic are applicable?
Differences between IRSIM and SPICE?
What is the critical path in a SRAM?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the various regions of operation of mosfet? How are those regions used?
Explain the operation of a 6T-SRAM cell?
How does a Bandgap Voltage reference work?
What are the steps involved in designing an optimal pad ring?
What are the steps required to solve setup and hold violations in vlsi?
What types of CMOS memories have you designed? What were their size? Speed?
What types of CMOS memories have you designed? What were their size? Speed?
Give the cross-sectional diagram of the cmos.
How does Vbe and Ic change with temperature?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What was your role in the silicon evaluation/product ramp? What tools did you use?