Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / amar
Coming to the flow :
Behavioral description
schemeatics creation
layout creation
In each steps , We can generate the netlist for spice
simulation to check the design meets its specification
| Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
Write a program to explain the comparator?
What are the changes that are provided to meet design power targets?
How logical gates are controlled by boolean logic?
What is the purpose of having depletion mode device?
How about voltage source?
What is the ideal input and output resistance of a current source?
What types of CMOS memories have you designed? What were their size? Speed?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Basic Stuff related to Perl?
How does a Bandgap Voltage reference work?
what is the difference between the TTL chips and CMOS chips?
Explain what is slack?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the different ways in which antenna violation can be prevented?
