Answer Posted / amar
Specifically post silicon validation means that once the
chip silicon has come out , it is tested thoroughly whether
is is behaving correctly what it is intended for ...
Once it gets through this validation , high volume
production of the chip can be made
| Is This Answer Correct ? | 19 Yes | 3 No |
Post New Answer View All Answers
What are the steps required to solve setup and hold violations in vlsi?
Working of a 2-stage OPAMP?
Explain how MOSFET works?
Explain how Verilog is different to normal programming language?
How can you construct both PMOS and NMOS on a single substrate?
What products have you designed which have entered high volume production?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
How does Vbe and Ic change with temperature?
Write a program to explain the comparator?
Explain the working of Insights of an inverter ?
Differences between IRSIM and SPICE?
What are the different design techniques required to create a layout for digital circuits?
What is the difference between cmos and bipolar technologies?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)