Answer Posted / gogulnath
by using both xor as well as comparator
| Is This Answer Correct ? | 0 Yes | 1 No |
Post New Answer View All Answers
Differences between IRSIM and SPICE?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What are the different design constraints occur in the synthesis phase?
Explain Cross section of a PMOS transistor?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What types of CMOS memories have you designed? What were their size? Speed?
Explain the three regions of operation of a mosfet.
How can you construct both PMOS and NMOS on a single substrate?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What is the ideal input and output resistance of a current source?
If not into production, how far did you follow the design and why did not you see it into production?
For CMOS logic, give the various techniques you know to minimize power consumption
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain the operation considering a two processor computer system with a cache for each processor.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
