Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between DRAM and SRAM?
- 14 Answers
- 72812 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / harishankar
SRAM
>Short for static random access memory, and pronounced ess-
ram.
>SRAM is a type of memory that is faster and more reliable
than the more common DRAM
>SRAM's store bits (1's or 0's) in memory cells that are
basically flip flops.To store 1 bit of information about 6
transistors are used
>it does not required refreshing
>it is more costlier than DRAM in terms of cost per bit,
DRAM
>DRAM stands for dynamic random access memory, a type of
memory used in most personal computers
>In DRAM to store 1 bit of information 1 transistor and 1
capacitor is used.
>The information is stored in the capacitor in form of
charge, so it required refreshing to retain the charge or
data in the capacitor.
| Is This Answer Correct ? | 44 Yes | 15 No |
Post New Answer View All Answers
Explain Basic Stuff related to Perl?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Mention what are the different gates where Boolean logic are applicable?
what is Slack?
why is the number of gate inputs to CMOS gates usually limited to four?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the Various steps in Synthesis?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the ways to Optimize the Performance of a Difference Amplifier?
what is the use of defpararm?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
