Answer Posted / viji
Foundry(Semiconductor Manufacturers)
| Is This Answer Correct ? | 12 Yes | 0 No |
Post New Answer View All Answers
What happens if we delay the enabling of Clock signal?
Give the cross-sectional diagram of the cmos.
what is the difference between the TTL chips and CMOS chips?
Explain what is multiplexer?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is Slack?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Draw the stick diagram of a NOR gate. Optimize it
Explain the Charge Sharing problem while sampling data from a Bus?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the operation considering a two processor computer system with a cache for each processor.
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
what are three regions of operation of MOSFET and how are they used?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
