Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37207 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sarang
NAND is a better gate for design than NOR because at the
transistor level the mobility of electrons of NAND is
normally three times that of holes compared to NOR and thus
the NAND is a faster gate. The gate-leakage in NAND
structures is much lower. If you consider t_phl and t_plh
delays you will find that it is more symmetric in case of
NAND (the delay profile), but for NOR, one delay is much
higher than the other(obviously t_plh is higher since the
higher resistance PMOSs are in series connection which
again increases the resistance).
| Is This Answer Correct ? | 18 Yes | 6 No |
Post New Answer View All Answers
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain about 6-T XOR gate?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain what is Verilog?
What are the changes that are provided to meet design power targets?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain Basic Stuff related to Perl?
Mention what are the different gates where Boolean logic are applicable?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the different gates where boolean logic are applicable?
what is multiplexer?
6-T XOR gate?
Explain sizing of the inverter?
What types of CMOS memories have you designed? What were their size? Speed?
