Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the most complicated/valuable program you written in
C/C++?

Answer Posted / venkatesh

animation of train

Is This Answer Correct ?    26 Yes 12 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3869


Write a program to explain the comparator?

1156


How can you model a SRAM at RTL Level?

5736


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1459


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1118


How can you construct both PMOS and NMOS on a single substrate?

4984


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2502


what is the difference between the TTL chips and CMOS chips?

1133


what is Slack?

1193


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1124


What are the different design constraints occur in the synthesis phase?

1101


Tell me how MOSFET works.

2429


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1207


Mention what are three regions of operation of mosfet and how are they used?

1082


What is Noise Margin? Explain the procedure to determine Noise Margin?

2461