Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / guest
XOR each of 8 bits and outputs of XOR gates OR to get the
output. Output will become '0' when both are same.
| Is This Answer Correct ? | 16 Yes | 2 No |
Post New Answer View All Answers
What is the difference between synchronous and asynchronous reset?
What are the different measures that are required to achieve the design for better yield?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain CMOS Inverter transfer characteristics?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What are the Factors affecting Power Consumption on a chip?
Mention what are the two types of procedural blocks in Verilog?
What is the function of enhancement mode transistor?
What is Body Effect?
Write a program to explain the comparator?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the function of tie-high and tie-low cells?
