Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37465 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / rajashekar @ nitt
nand gate is preferred because it has high driving
capacity.
| Is This Answer Correct ? | 12 Yes | 2 No |
Post New Answer View All Answers
Explain various adders and difference between them?
Explain what is the depletion region?
Explain the working of Insights of a pass gate ?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What are the changes that are provided to meet design power targets?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain Basic Stuff related to Perl?
Differences between Array and Booth Multipliers?
Explain the Various steps in Synthesis?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw the stick diagram of a NOR gate. Optimize it
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What types of high speed CMOS circuits have you designed?
Explain depletion region.
