If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.

1331

---

What is 8251?

1171

---

In which T-state does the CPU sends the address o memory or I/O and the ALE signal for Demultiplexing

1536

---

Where the data is transferred in a DMA write operation?

1149

---

What is the bit size of Itanium processor of Intel?

1088

---

If the crystal oscillator is operating at 15 MHz. What will be the PCLK output of 8284?

1754

---

What number of the times the instruction sequence below will loop before coming out of loop is MOV AL, 00hA1: INC AL JNZ A1

1468

---

In the instruction FADD, What does F stands for

1240

---

In case of DVD, the speed is referred in terms of n X. Here what does X refers to

1098

---

The Pentium microprocessor has how many execution unit?

1149

---

What does 8088 microprocessor have?

1041

---

When is the LOCK prefix used often?

1133

---

Can you name the different types of processor?

1160

---

What is clock frequency for 8085?

1057

---

What is line of sight?

935

---