Can i please VHDL code for D-Latch with clear input ?? (HINT: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs and Outputs: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

can we extend a class having only one parameterised constructor.Suggest the process to do it.

0 Answers   Zensar,

---

what is difference between input parameter and output parameter.

0 Answers   NIIT,

---

I HAVE DONE TESTING TOOLS COURSE,NOW I AM FRESHER,I AM NOT GETTING ANY CALLS,I WANT TO DO THE PROJECT ,WHERE I HAVE TO MEET TO DO THE PROJECT,I AM GOING WITH FAKE EXPERIENCE,SO WHAT I HAVE TO DO.

3 Answers  

---

.net 2005 supports how many languages?

4 Answers  

---

how do i create my own exception class which will restrict IO exception?

0 Answers  

---

Given an array of size n+1 which contains all the numbers from 1 to n.Find the number which is repeated in O(n) time.How do you proceed with the same with floating numbers from 0 to 1 instead of 1 to n?

0 Answers   Amazon,

---

how much fee for deccan soft institute .how to block seat for sandeep sir class reply soonnnn 

0 Answers  

---

Explain three modes in which files can be accessed from python program

0 Answers   Peerless,

---

What is the entry point function of a DLL?

0 Answers   Wipro,

---

Write a program to find duplicate number from array in minimum time complexity.

0 Answers   Genpact,

---

can we convert .class file to dll file

1 Answers  

---