WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answers were Sorted based on User's Feedback
Answer / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Answer / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Answer / pavan kumar gupta
verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing
| Is This Answer Correct ? | 8 Yes | 5 No |
Answer / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Answer / sriya
verification is used to check the validity of the design
& testing is used for the verification device.
| Is This Answer Correct ? | 4 Yes | 14 No |
Insights of a 2 input NOR gate. Explain the working?
what is the use of defpararm?
Explain what is the use of defpararm?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Differences between functions and Procedures in VHDL?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain what is multiplexer?
Insights of a Tri-State Inverter?
What are the steps involved in preventing the metastability?
Explain the usage of the shared SPI bus?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?