WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 24661 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Answer / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Answer / pavan kumar gupta
verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing
| Is This Answer Correct ? | 8 Yes | 5 No |
Answer / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Answer / sriya
verification is used to check the validity of the design
& testing is used for the verification device.
| Is This Answer Correct ? | 4 Yes | 14 No |
What is the difference between fifo and the memory?
6 Answers DewSoft, Intel, Pentagon Rugged Systems,
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?
what is verilog?
Explain the usage of the shared SPI bus?
What is LVS, DRC?
What is validation?
What types of high speed CMOS circuits have you designed?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
Draw the stick diagram of a NOR gate. Optimize it
What is the difference between = and == in C?
86 Family 
