Answer / puli

latch up is the condition in which parasitic elements
establish a low impedance path between vdd and vss resulting
undesirable effects.



use guard rings or use well,substrate taps to prevent the
latch up

Answer / pawan hegde

1.GUARD RING , 2.Appropriate TAPS, 3.MAINTAIN WELL
PROXIMITY , 4 .Use Triple Well process , 5.Dual well
process 6 ???

What is the ideal input and output resistance of a current source?

0 Answers  

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  

---

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,

---

Explain what is slack?

0 Answers  

---

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,

---

---

Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,

---

Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

6 Answers   Intel,

---

What is the difference between cmos and bipolar technologies?

0 Answers  

---

What are the different ways in which antenna violation can be prevented?

0 Answers  

---

Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,

---

Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,

---

What?s the critical path in a SRAM?

2 Answers   Infosys, Intel, Texas,

---