What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 7782 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Answer / bauer
There are also Mobility Degradation and Subthreshold Conduction which directly depend on the Voltage and Temperature.
| Is This Answer Correct ? | 1 Yes | 0 No |
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Implement F= not (AB+CD) using CMOS gates?
What is the ideal input and output resistance of a current source?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is the main function of metastability in vsdl?
Advantages and disadvantages of Mealy and Moore?
What is the critical path in a SRAM?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Give the expression for CMOS switching power dissipation?
What happens if we delay the enabling of Clock signal?
86 Family 
