Answer / satyanarayana

the power dissipation in C MOS is p=CV*VF where the charge
moved is the capacitance multiplied by the voltage
change,multiply by the switching frequency on the load
capacitance to get the current used,and multiply by voltage
again to get the characteristic switching power

Answer / ahamed.s

C V^2 f

what is verilog?

0 Answers  

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,

---

Are you familiar with the term snooping?

1 Answers   Intel,

---

How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,

---

6-T XOR gate?

0 Answers   Intel,

---

Explain how Verilog is different to normal programming language?

0 Answers  

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---

Draw the SRAM Write Circuitry

0 Answers   Infosys,

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,

---

what is the difference between the TTL chips and CMOS chips?

0 Answers  

---