How do you size NMOS and PMOS transistors to increase the
threshold voltage?
No Answer is Posted For this Question
Be the First to Post Answer
Explain Cross section of a PMOS transistor?
What are the different measures that are required to achieve the design for better yield?
Explain the Charge Sharing problem while sampling data from a Bus?
Explain what is the depletion region?
Explain how logical gates are controlled by Boolean logic?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What types of high speed CMOS circuits have you designed?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
How does a Bandgap Voltage reference work?
Different ways of implementing a comparator?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain the Working of a 2-stage OPAMP?