In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,


What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?

4 Answers   Intel,


Who provides the DRC rules?

5 Answers   Intel,


What are the changes that are provided to meet design power targets?

0 Answers  






Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,


What types of high speed CMOS circuits have you designed?

0 Answers   Intel,


What does the above code synthesize to?

0 Answers   Intel,


Mention what are the different gates where Boolean logic are applicable?

0 Answers  


Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,


What is the purpose of having depletion mode device?

0 Answers  


Categories