In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
Is This Answer Correct ? | 13 Yes | 6 No |
what is charge sharing?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is the difference between fifo and the memory?
6 Answers DewSoft, Intel, Pentagon Rugged Systems,
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Implement F= not (AB+CD) using CMOS gates?
Explain how MOSFET works?
Explain how logical gates are controlled by Boolean logic?
What are the different limitations in increasing the power supply to reduce delay?
Tell me how MOSFET works.
what is the use of defpararm?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
0 Answers Intel, Sun Microsystems,