What is charge sharing?
- 2 Answers
- 12382 Views
- Cypress Semiconductor, Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / lu
Charge sharing is an undesirable signal integrity phenomenon
observed most commonly in the domino logic family of digital
circuits. The charge sharing problem occurs when the charge
which is stored at the output node in the phase is shared
among the output or junction capacitance of transistors
which are in the evaluation phase. Charge sharing may
degrade the output voltage level or even cause erroneous
output value
| Is This Answer Correct ? | 22 Yes | 0 No |
Answer / gk
it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.
| Is This Answer Correct ? | 3 Yes | 0 No |
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Write a program to explain the comparator?
Are you familiar with the term MESI?
How does a pn junction works?
What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).
Are you familiar with VHDL and/or Verilog?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Differences between blocking and Non-blocking statements in Verilog?
Insights of a Tri-state inverter?
What is the purpose of having depletion mode device?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
86 Family 
