why is the number of gate inputs to CMOS gates usually limited to four?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Differences between D-Latch and D flip-flop?

17 Answers   AIT, Intel, Sibridge Technologies,


What are the steps involved in preventing the metastability?

0 Answers  


What?s the difference between Testing & Verification?

6 Answers   Infosys,


Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,


What is the function of enhancement mode transistor?

0 Answers  






6-T XOR gate?

0 Answers   Intel,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,


What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,


Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,


Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


Categories