What?s the critical path in a SRAM?
- 2 Answers
- 10265 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Answer / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
What are the changes that are provided to meet design power targets?
What are the steps involved in preventing the metastability?
What are the different design constraints occur in the synthesis phase?
What are the various regions of operation of mosfet? How are those regions used?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain what is the depletion region?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
Explain the various Capacitances associated with a transistor and which one of them is the most prominent?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is polymorphism? (C++)
86 Family 
