in retail bussiness if we want the first and last visit of the customer and the total purchase amount of the customer.then what's the syntax in proc report. whats is the difference between the proc tabulate and proc report?i want the major difference which will effect?
1835what is the difference between aggregate table and fact table ? how do you load these two tables ?
12 49713in unconnected lookup , what are the other transformations , that can be used in place of that expression transformation ?
9 18112How do you format your crystal reports so that on exporting to word doc or pdf it will not lose the orginal format
3 19001What is the structure of the project??? I explained its 3 tire... But that was not the correct answer it seems...
5 6701wat is the difference between full clinet report and thin client report?wat is the difference between desktop intelligence and web intelligence?
3 9068Post New Target Interview Questions
- Target C Sharp Interview Questions (1)
- Target Crystal Reports Interview Questions (3)
- Target SQL PLSQL Interview Questions (2)
- Target Manual Testing Interview Questions (4)
- Target JCL Interview Questions (1)
- Target DB2 Interview Questions (1)
- Target VSAM Interview Questions (1)
- Target Business Objects Interview Questions (1)
- Target Cognos Interview Questions (3)
- Target Informatica Interview Questions (3)
- Target Data Stage Interview Questions (1)
- Target Micro Strategy Interview Questions (1)
- Target Data Warehouse General Interview Questions (1)
- Target Civil Engineering Interview Questions (1)
- Target Engineering AllOther Interview Questions (1)
- Target Marketing Sales Interview Questions (1)
- Target Business Management AllOther Interview Questions (1)
- Target Accounting AllOther Interview Questions (1)
- Target Call Centre AllOther Interview Questions (1)
what is system testing?
Need to convert this VHDL code into VLSI verilog code? LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ----using all functions of specific package--- ENTITY tollbooth2 IS PORT (Clock,car_s,RE : IN STD_LOGIC; coin_s : IN STD_LOGIC_VECTOR(1 DOWNTO 0); r_light,g_light,alarm : OUT STD_LOGIC); END tollbooth2; ARCHITECTURE Behav OF tollbooth2 IS TYPE state_type IS (NO_CAR,GOTZERO,GOTFIV,GOTTEN,GOTFIF,GOTTWEN,CAR_PAID,CHEATE D); ------GOTZERO = PAID $0.00--------- ------GOTFIV = PAID $0.05---------- ------GOTTEN = PAID $0.10---------- ------GOTFIF = PAID $0.15---------- ------GOTTWEN = PAID $0.20--------- SIGNAL present_state,next_state : state_type; BEGIN -----Next state is identified using present state,car & coin sensors------ PROCESS(present_state,car_s,coin_s) BEGIN CASE present_state IS WHEN NO_CAR => IF (car_s = '1') THEN next_state <= GOTZERO; ELSE next_state <= NO_CAR; END IF; WHEN GOTZERO => IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s = "00") THEN next_state <= GOTZERO; ELSIF (coin_s = "01") THEN next_state <= GOTFIV; ELSIF (coin_s ="10") THEN next_state <= GOTTEN; END IF; WHEN GOTFIV=> IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s = "00") THEN next_state <= GOTFIV; ELSIF (coin_s = "01") THEN next_state <= GOTTEN; ELSIF (coin_s <= "10") THEN next_state <= GOTFIV; END IF; WHEN GOTTEN => IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s ="00") THEN next_state <= GOTTEN; ELSIF (coin_s="01") THEN next_state <= GOTFIV; ELSIF (coin_s="10") THEN next_state <= GOTTWEN; END IF; WHEN GOTFIF => IF (car_s ='0') THEN next_state <= CHEATED; ELSIF (coin_s = "00") THEN next_state <= GOTFIF; ELSIF (coin_s ="01") THEN next_state <= GOTTWEN; ELSIF (coin_s = "10") THEN next_state <= GOTTWEN; END IF; WHEN GOTTWEN => next_state <= CAR_PAID; WHEN CAR_PAID => IF (car_s = '0') THEN next_state <= NO_CAR; ELSE next_state<= CAR_PAID; END IF; WHEN CHEATED => IF (car_s = '1') THEN next_state <= GOTZERO; ELSE next_state <= CHEATED; END IF; END CASE; END PROCESS;-----End of Process 1 -------PROCESS 2 for STATE REGISTER CLOCKING-------- PROCESS(Clock,RE) BEGIN IF RE = '1' THEN present_state <= GOTZERO; ----When the clock changes from low to high,the state of the system ----stored in next_state becomes the present state----- ELSIF Clock'EVENT AND Clock ='1' THEN present_state <= next_state; END IF; END PROCESS;-----End of Process 2------- --------------------------------------------------------- -----Conditional signal assignment statements---------- r_light <= '0' WHEN present_state = CAR_PAID ELSE '1'; g_light <= '1' WHEN present_state = CAR_PAID ELSE '0'; alarm <= '1' WHEN present_state = CHEATED ELSE '0'; END Behav;
how to load the data to fact table?
What is potential transformers?
How do I master a powerpoint?
What is a challenge you had to overcome?
career and its importance?
What is a dashboard in sap bw and how it is created?
What is boolean algebra?
Does windows 10 come with outlook?
what is Bloom Filter is used for in Cassandra?
develop algorithms to add polynomials (i) in one variable
What is jdbc in java?
What is n tier architecture in dbms?
Why do we need excel?
