1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?
Answer Posted / jimmy.gugon
Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
Is This Answer Correct ? | 0 Yes | 3 No |
Post New Answer View All Answers
74Ls244 is _____?
Which type of connector we use in FIFA card?
What is the construction of a solar cell? How is emf generated?
Define latching current?
List the materials used for manufacturing pcb
What is meant by fermi level in semiconductor? Where does the fermi level lie in an intrinsic semiconductor?
can i get the 2007-2009 question papers of APGENCO? plzzzzzz
What is an asic?
How many channels are there in 2mb pulse code modulation?
What are the faults that might happen in a DCS ?
What does the voltmeter in ac mode show?
What is boolean algebra?
Explain conductivity, resistivity and resistance?
Why collector is always reverse-biased w.r.t base?
why is a two-input nand gate called universal gate?