1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?

Answer Posted / jimmy.gugon

Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.

Is This Answer Correct ?    0 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

74Ls244 is _____?

555


Which type of connector we use in FIFA card?

1653


What is the construction of a solar cell? How is emf generated?

589


Define latching current?

879


List the materials used for manufacturing pcb

573






What is meant by fermi level in semiconductor? Where does the fermi level lie in an intrinsic semiconductor?

662


can i get the 2007-2009 question papers of APGENCO? plzzzzzz

1727


What is an asic?

616


How many channels are there in 2mb pulse code modulation?

649


What are the faults that might happen in a DCS ?

1500


What does the voltmeter in ac mode show?

607


What is boolean algebra?

636


Explain conductivity, resistivity and resistance?

607


Why collector is always reverse-biased w.r.t base?

650


why is a two-input nand gate called universal gate?

585