What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 8904 Views
- AMD, I also Faced
- E-Mail Answers
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
Classify interrupts on the basis of signals. State their differences.
Mention interrupts pins of 8085?
Why the lower byte address bus(a0-a7) and data bus (d0-d7) are multiplexed?
How are labels named in assembly language?
What are software interrupts?
How can interrupts be classified in the 8086?
What is 8051 microcontroller ?
What the sp register does in a program?
Define the number of flags present in the 8086 and name each one of them.
What is the significance of the nmi pin in the 8086?
What is the RST for the TRAP?
How many types memory mgt can divided?
86 Family 
