Answer / nikki

This is a phenomena associated with the gate thickness of a
transistor. When the thickness of oxide is very small there
exists a possibilty that electrons pass directly between
source and gate. This is a seond order effect and limits
the scaling down of transistor size.

Answer / bob

FN Tunneling is only a second order effect, unless you are
desiging Flash memory. In which case, the FN tunneling is
the first order mechanism for programming and erasing the
memory cell.

Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,

---

What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  

---

Differences between functions and Procedures in VHDL?

5 Answers   Intel,

---

Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,

---

Explain how Verilog is different to normal programming language?

0 Answers  

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

What is pipelining and how can we increase throughput using pipelining?

1 Answers   Intel,

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

0 Answers   Infosys,

---

Explain about 6-T XOR gate?

0 Answers   Intel,

---

What does the above code synthesize to?

0 Answers   Intel,

---