Interested to Buy Any Domain ? << Click Here >> for more details...
Advantages and disadvantages of Mealy and Moore?
- 2 Answers
- 40724 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / sudeep
Moore Model:-
1. Advantage of moore model is easy to code, it is
simplification of the design.
2. It leads to slower bcoz of clocking the output but leads
to stable ouput.
3. Moore will have more number of states compared to mealy.
Mealy Model:-
1. Mealy leads to reduction in number of states
2. Mealy is complicated compared Mooree.
3. Mealy is faster bcoz output will change as soon as input
changes, but it leads to asychronus outputs leading to
metastability.
| Is This Answer Correct ? | 55 Yes | 15 No |
Answer / akasaramanna
Mr.sudeep r u really knows the answer r not?
endibey badacow ne istamonchina answer isthava?
donganayala?proper ga answer thelistene pumpinchu lekapote
kinda,pina moosukoni kurcho.
| Is This Answer Correct ? | 16 Yes | 31 No |
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
How about voltage source?
Explain what is the use of defpararm?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What happens if we increase the number of contacts or via from one metal layer to the next?
Mention what are the different gates where Boolean logic are applicable?
What are the different gates where boolean logic are applicable?
86 Family 
