Answer / radhika

Cross section of NMOS is npn because nmos consists of p-substrate.and to form the gate we etched the upper layer of SiO2 from the substrate by masking of photoresist material and also to form source and drain we add n type impurities.hence the nmos cross section is npn .

Answer / rajesh

P N P

First P- substrate is taken and then N-channel is created
in that, so we call N-channel MOS transister.

Answer / dooce mcloose

n p n

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,

---

Insights of a pass gate. Explain the working?

0 Answers   Intel,

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  

---

What is clock feed through?

2 Answers   Intel,

---

Explain sizing of the inverter?

0 Answers   Infosys,

---

How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,

---

Tell me how BJT works.

2 Answers  

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

6-T XOR gate?

0 Answers   Intel,

---

What is the critical path in a SRAM?

0 Answers  

---

What is SPICE?

4 Answers   Intel,

---