Answer / so0urav ghosh

if
1)tc(time period of clock pulse)>
time period of ff o/p pulse
2)both i/p of J-K ff is high
3)level triggered
then the o/p of J-K ff toggles.this is known by
RACE-AROUND condition

in J-K ff, it occur
it can be removed by MASTER-SLAVE J-K ff

Answer / jai sharma..... from meerut

When both input of s r or j k ff is high , then output is undetermined .... it is occur due to the greater propogation time of input as compared to Time of output pulse...... it can be removed by using master slave condition.....

Answer / sukhoi

when J=K=1,
the out put toggles 
ie there is uncertainity in the out put (since, time period of cloak>>time petiod of propagation delay)
this can be avoided by 
1,MASTER SLAVE JK-FF
2,Edge Triggerring

Answer / sohini

SR flip flop has the race-around condition.when both the inputs are high, the output enters a condition which is forbidden. A D-flip flop can be used to rectify this condition so that both the inputs are never in the same state.

Differentiate between transducer and transponder.

0 Answers  

---

types of flages in micro processor ?

4 Answers  

---

What are the two methods of control in ac voltage controllers?

0 Answers  

---

why always current in some amp and voltage is 230?

2 Answers  

---

11,14,12,15,13,16,?

6 Answers  

---

Explain the operation of 3φ bridge inverter for 1200 degree mode of operation with aid of relevant phase and line voltage waveforms?

0 Answers  

---

What do you mean by ASCII, EBCDIC?

11 Answers  

---

What is the real time applications of Time Division Multiplexing ?

9 Answers   IBM,

---

in ups how we can calculate the battery back up time

1 Answers  

---

How does a cell phone works?

0 Answers   CTS,

---

ADVANTAGES OF BNC COAX CONNECTOR

2 Answers  

---

Once number portability is launched,how will call flow when B subscriber is in roaming?

2 Answers   Nokia,

---