Interested to Buy Any Domain ? << Click Here >> for more details...
what is Latch up?How to avoid Latch up?
- 3 Answers
- 24753 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.
| Is This Answer Correct ? | 41 Yes | 4 No |
Answer / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Answer / abhishek
Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.
To minimize chances of latch up:
1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.
2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU
| Is This Answer Correct ? | 22 Yes | 1 No |
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
what is the difference between the TTL chips and CMOS chips?
What is the critical path in a SRAM?
Explain depletion region.
Who provides the DRC rules?
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
2 Answers Cosmic Circuits, HP,
Differences between blocking and Non-blocking statements in Verilog?
What is validation?
What is pipelining and how can we increase throughput using pipelining?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain what is the use of defpararm?
What does the above code synthesize to?
86 Family 
