what is Latch up?How to avoid Latch up?
- 3 Answers
- 23195 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.
| Is This Answer Correct ? | 41 Yes | 4 No |
Answer / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Answer / abhishek
Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.
To minimize chances of latch up:
1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.
2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU
| Is This Answer Correct ? | 22 Yes | 1 No |
What are the steps required to solve setup and hold violations in vlsi?
Explain what is scr (silicon controlled rectifier)?
How about voltage source?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the Charge Sharing problem while sampling data from a Bus?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
Mention what are the two types of procedural blocks in Verilog?
Explain the working of Insights of a pass gate ?
What are the main issues associated with multiprocessor caches and how might you solve them?
What products have you designed which have entered high volume production?
What?s the difference between Testing & Verification?
Explain why & how a MOSFET works?
86 Family 
